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Abstract 
Device-to-device parametric variations (e.g. threshold voltage VTH, gate resistance RG and junction 
temperature TJ) can cause variations in the short-circuit currents conducted through parallel-connected 
devices. In this paper, the impact of variations in VTH, RG and TJ on current sharing under short-circuits 
is investigated using measurements and electrothermal modelling. The results show that VTH is the most 
critical parameter affecting short-circuit current sharing and directly impacts the peak short circuit 
current. Variations in gate resistance do not impact the short circuit current sharing unless the variation 
is over 400% thereby indicating catastrophic failure of the gate wirebond. Variation in the initial junction 
temperature is also not as critical as variations in VTH since the higher temperature device takes less short 
circuit current. Electrothermal simulations of parallel connected SiC MOSFETs have been developed to 
analyze how VTH mismatch impacts short circuit current sharing. These simulations allow for the 
investigation of the impact of VTH mismatch on the electrothermal stresses of the parallel connected 
MOSFETs. 
Introduction 
Uniform current sharing under short circuit conditions is critical for the short-circuit robustness of SiC 
power modules comprised of parallel connected SiC MOSFETs. Short circuits can occur in power 
converters either through gate misfiring or short circuits at the load. Although power converters are 
designed to have mitigation systems to protect the power devices from excessive electrothermal stresses 
due to short circuits, the devices are however required to withstand the short circuit for a given 
timeframe. SiC power MOSFETs have been reported to have reduced short circuit withstand times 
compared to similarly rated silicon devices [1, 2]. The reason for this has been cited as higher thermal 
resistances and reduced gate oxide reliability [3-7]. The higher thermal resistance, resulting from smaller 
die size in SiC, results in higher junction temperatures. 
 
While the short circuit performance of devices is down to the individual robustness of the power device, 
in power modules comprised of parallel connected power devices, the SC performance will depend more 
on current sharing and electrothermal uniformity between the devices. Under ideal conditions, these 
devices should share short circuit currents equally. However, parametric differences between parallel 
connected devices, (e.g. threshold voltage VTH, gate resistance RG and junction temperature TJ) can cause 
variations in the short circuit currents conducted through each device [8-13]. Studies of short circuit 
performance in SiC power modules have shown poor current sharing to be the primary cause of reduced 
robustness [9, 14]. Even when devices are initially matched, phenomena like differential VTH drift from 
different rates of charge trapping of parallel connected SiC MOSFETs can cause small differences in 
VTH over the operational life of the device [15-18]. Furthermore, the short-circuit characteristics 
comprise of 2 phases namely (i) an initial rise in current (determined by the series inductance and 
threshold voltage) and (ii) the reduction of current due to resistive heating. The rate of current reduction 
during the 2nd stage of the short circuit will depend on the magnitude of the temperature coefficient of 
the short circuit resistance. Differences in VTH, junction temperature, series parasitic inductance and gate 
resistance may impact these stages differently. 
 
In this paper, the impact of variations in VTH, RG and TJ between parallel connected SiC MOSFETs on 
current sharing under short circuit conditions is investigated. An electrothermal model that can 
accurately predict the short circuit current mismatch as a function of junction temperature difference 
and threshold voltage difference has been developed. By extending the model to more parallel devices, 
design guidelines for parallel connection of SiC MOSFETs are provided. Section II presents that 
experimental measurements of short circuits in parallel connected SiC MOSFETs with parametric 
variation. Section III presents the electrothermal model calibrated with datasheet parameters and 
matched with the experimental measurements. Section IV concludes the paper. 
Experimental Set-up and Measurements 
The circuit diagram of the experimental set-up for the short circuit measurements is shown in Fig. 1(a) 
while a picture of the test rig is shown in Fig. 1(b). The circuit comprises of a DC voltage source, a 
90 µF DC link capacitor, a control 1.7kV/1000A silicon IGBT module with datasheet reference 
FF1000R17IE4 and the devices-under-test (DUTs). The current through the parallel devices is measured 
using a Rogowski coil from Powertek. The current and voltage waveforms are captured using an 
oscilloscope from Teledyne LeCroy. The DUTs are 1.2kV/20A SiC MOSFETs from 
STMicroelectronics with datasheet reference SCT20N120 and 1.7kV/5A SiC MOSFETs from Cree with 





Fig. 1: (a) Circuit diagram of the test rig, (b) Picture of the test rig and close-up of the of the parallel 
DUTs circuit. 
 
Fig. 2(a) shows the measured short circuit current and drain-source voltages measured with different 
gate-source voltages (VGS) for the 1.2kV/20A SiC MOSFET. As expected, the peak short circuit current 
and short circuit energy increases with increased VGS due to the lower channel resistance [18, 19]. 
Fig. 2(b) shows short circuit measurements with different RG where it can be seen that there is a marginal 
increase in the peak short circuit current as RG is reduced. As the gate resistance is increased from 68 Ω 





Fig 2: (a) Impact of gate voltage on SC transients of SiC MOSFET at RG=100ohm, (b) Impact of gate 
resistance on SiC transients of SiC MOSFET at VGS=17V. 
 
To evaluate the role of VTH imbalance, short circuit measurements have been performed on SiC 
MOSFETs with different threshold voltages. The ON-state resistance of a MOSFET is comprised of 
different elements including source-metal, channel, JFET resistance, drift resistance and substrate 
resistance, as described in [20], but the main components of the ON-state resistance of the MOSFET 
can be expressed by equation (1), where the first term accounts for channel resistance while the 2nd term 
accounts for the drift resistance. The presence of the VTH parameter in the denominator results in 
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Fig. 3(a) shows the results for parallel connected SiC MOSFETs with 20% variation in threshold voltage 
with VGS set to 15 V while Fig. 3(b) shows similar measurements with VGS set to 17 V. As expected, the 
device with the lower threshold voltage conducts a higher short circuit current due to reduced channel 
resistance. The measured short circuit energy difference between the parallel MOSFETs is 5.1% at 
VGS=15 V and 8.1% at VGS=17 V.  
 
(a) (b) 
Fig. 3: Measured Short circuit current for parallel 1.2kV/20A SiC MOSFETs with (a) 20% difference 
in VTH and VGS=15 V, (b) 20% difference in VTH and VGS=17 V. 
 
Measurements have also been performed on parallel 1.2kV SiC MOSFETs with different gate resistance. 
Fig. 4(a) shows measurements with a 20% difference in RG while Fig. 4(b) shows measurements with 
over 300% difference in RG. In Fig. 4(a), the difference in short circuit energy is 4.02% while in Fig. 5(b) 
it is 5.35% with the faster switching device dissipating more short circuit power in both cases. From the 
results presented here, differences in gate resistance do not contribute to significant variation in short 
circuit energy in the parallel pair if the differences in RG do not exceed 50%. This is because the short 
circuit duration is much longer than the switching time constant of the devices, which is estimated to be 
65 ns by   ! ∗ #$%%. 
(a) (b) 
Fig. 4: Measured Short circuit current for parallel 1.2kV/20A SiC MOSFETs with (a) 20% difference 
in RG, (b) with 370% difference in RG. 
 
Measurements have also been performed on parallel SiC MOSFETs with different initial junction 
temperatures. Fig. 5(a) shows measurements on parallel devices with a junction temperature difference 
set at 25 °C while Fig. 5(b) shows similar measurements with the junction temperature difference set at 
125 °C.  
 
(a) (b) 
Fig. 5: Measured Short circuit current for parallel 1.2kV/20A SiC MOSFETs with (a) 25°C difference 
in Tj,(b) 125 °C difference in Tj. 
 
In both cases, the device with the lower initial junction temperature conducts a higher short circuit 
current. The short circuit energy in the device with TJ set to 25 °C is 0.301 J while that of the device 
with TJ set to 50 °C and 150 °C is 0.283 J and 0.268 J respectively. The positive temperature coefficient 
of the short-circuit resistance means that the device with the initially higher junction temperature will 
conduct a smaller short circuit current.  
 
It is expected that VTH difference becomes less important as the voltage rating of the devices increase, 
since channel resistance becomes dominated by the drift resistance i.e. the 2nd term in Equation (1) 
dominates the first term. Fig. 6(a) shows short-circuit measurements on parallel 1.7kV/5A SiC 
MOSFETs with 11.1% difference in VTH while Fig. 6(b) shows similar measurements with 125°C 
difference in initial junction temperature. For the 1.7kV MOSFETs, an 11.1% difference in VTH between 
parallel devices results in a 5.5% difference in short circuit energy while a 500% difference in TJ results 
in a 9.98% difference in short circuit energy. These results presented correspond to different voltage and 
current rated devices from different manufacturers. Further results on more devices will give a fuller 




Fig. 6: Measured Short circuit current for parallel 1.7kV/5A SiC MOSFETs with (a) 11.1% difference 
in VTH , (b) 125 °C difference in TJ. 
Electrothermal Modelling of Short Circuits 
Electrothermal models could be fundamental to investigate the role of parameter mismatch in short 
circuits in parallel devices, allowing to easily investigate the role of mismatch in parameters like VTH. In 
this section, an electrothermal model for parallel devices in short circuits is introduced and used to 
predict the short circuit performance of parallel connected SiC MOSFETs. The static and dynamic 
characteristics of the model are first developed so that there is good matching between the model and 
experimental measurements. The static characteristics of the SiC MOSFETs are modelled using 
equations for IDS as a function of the overdrive voltage (VGS–VTH) and temperature TJ. Equation 1 models 
that channel current in the ohmic region while equation 2 models the channel current in saturation. 
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where Ichi is the channel current, Ki is the transconductance (or gain) parameter of the MOSFET (which 
depends on the oxide thickness, die area, effective mobility, and channel length), VGS is the gate-source 
voltage, VTH is the MOSFET threshold voltage, 4 is a temperature dependent fitting parameter, λ is the 
channel length modulation factor. 
 
Using datasheet parameters and characteristics, the electrothermal model has been parameterized for the 
1.2kV SiC MOSFET. The temperature dependency of the ON-state resistances and threshold voltage 
has been accounted for along with the non-linear inter-terminal capacitances. Fig. 7(a) shows the 
matched output characteristics between the model and the datasheet while Fig. 7(b) shows matched gate 




Fig. 7: Simulated characteristics for the 1.2kV SiC MOSFET compared with datasheet (a) output 
characteristics, (b) transfer characteristics. 
 
The dynamic section of the model is based on the derivation of current and voltage equations using KCL 
and KVL on the circuit shown in Fig. 8. Table 1 shows the parameters used in the model and the 



















































CGD 14 pF 
CGS 51 pF 
CDS 636 pF 
LD1, LD2 15 nH 
LG1, LG2 0.1 nH 
LS1, LS2 15 nH 
LDD 400 nH 
LSS 400 nH 
RG1, RG2 100 Ω 
VGG1, VGG2 20 V 
RD1, RD2 1 µΩ 
RS1, RS2 1 µΩ 
 
Fig. 8. Equivalent circuit of parallel connected SiC 
MOSFETs in short circuit set-up. 
Table 1: Parameters used for dynamic 
modelling of short circuits. CGD, CGS, 
and CDS vary with VDS. 
 
Equations 3 to 8 below are generated from applying KCL and KVL to the equivalent circuits shown in 
Fig. 8. 
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i is the phase number, from left to right according to Fig. 8, and n is the total number of devices 
connected in parallel. The short circuit model is fully electrothermal since the junction temperature is 
calculated using a thermal network. The thermal network is implemented as a 4-layer Foster network 
with the thermal resistances and capacitances derived from the transient thermal impedance 
characteristic given on the datasheet.  
 
To check the accuracy of the models, the results of the simulations have been plotted together with the 
measurements. Fig. 9(a) shows the simulated and measured short circuit current while Fig. 9(b) shows 
the measured and simulated drain-source voltage across the device. In Fig. 9(b), the negative spike 
during the start of the short circuit is due to the voltage drop across the drain inductance during current 
rise while the positive spike at the end of the short circuit is due to the voltage across the drain inductance 
during current fall. The simulated VDS shows more oscillation than what is measured is attributed to the 
more temperature dependent resistive damping in the measurements. 
  
(a) (b) 
Fig. 9: Comparison between simulated and measured short circuit transients in the 1.2kV SiC MOSFET 
(a) short circuit currents, (b) drain-source voltage. 
 
Short circuit characteristics have also been modelled and matched with the experimental measurements 
presented in Fig. 10 for parallel connected MOSFETs with different threshold voltages and initial 
junction temperatures. Fig. 10(a) shows the short circuit simulations and experimental measurements 
for parallel devices with different VTH while Fig. 10(b) shows a similar plot for parallel devices with 
different initial junction temperatures. Comparing these modeled short circuit characteristics to the 
measurements in Fig. 3 and Fig. 5 for the 1.2kV devices, it can be seen that the short circuit behavior of 
the MOSFET is captured. When the difference between the parallel devices is in VTH, there is 
convergence in the short circuit current whereas when it is in junction temperature, there is no 




Fig. 10: Simulated Short circuit current for parallel SiC MOSFETs with (a) 20% variation in VTH, (b) 




In this paper, the impact of variation in threshold voltage (VTH), gate resistance (RG) and junction 
temperature (TJ) between parallel SiC MOSFETs on short circuit robustness has been studied. It is 
shown that the most critical parameter is VTH, with less impact from by TJ and RG. VTH mismatch plays 
a critical role in the first part of the short circuit where the peak short circuit current and its ramp rate is 
important. In the 2nd part of the short circuit characteristic, initial junction temperature is more important. 
Electro-thermal modelling is required for further investigation of how these parameters affect short 
circuit performance of parallel devices with regards to temperature distribution between the devices. 
The electrothermal model introduced allows for variation of VTH between parallel devices and is capable 
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